

CORRECTED VERSION

(19) World Intellectual Property Organization  
International Bureau

10/019377

(43) International Publication Date  
11 January 2001 (11.01.2001)

PCT

(10) International Publication Number  
WO 01/003126 A3(51) International Patent Classification<sup>7</sup>: G11C 11/00

(21) International Application Number: PCT/US00/17847

(22) International Filing Date: 28 June 2000 (28.06.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

09/346,221 1 July 1999 (01.07.1999) US

09/346,228 1 July 1999 (01.07.1999) US

09/484,394 14 January 2000 (14.01.2000) US

(71) Applicants (for all designated States except US): THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 745 Parnassus Avenue, Box 1209, San Francisco, CA 94143-1209 (US). NORTH CAROLINA STATE UNIVERSITY [US/US]; One Holladay Hall, Raleigh, NC 27695 (US).

(72) Inventors; and


(75) Inventors/Applicants (for US only): BOCIAN, David, F. [US/US]; 6308 Glen Air Avenue, Riverside, CA 92506 (US). KUHR, Werner, G. [US/US]; 7075 Coriander Drive, Oak Hills, CA 92345 (US). LINDSEY, Jonathan, S. [US/US]; 3300-301 Cotton Mill Drive, Raleigh, NC 27612 (US). CLAUSEN, Peter, Christian [DE/US]; 2824-102 Avenet Ferry Road, Raleigh, NC 27606 (US). GRYKO, Daniel, Tomasz [PL/US]; 3117-b Aileen Drive, Raleigh, NC 27606 (US).

(74) Agent: ROBBINS, Billy, A.; Fulbright &amp; Jaworski L.L.P. 865 S. Figueroa Street, 29th Floor, Los Angeles, CA 90017-2576 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,

[Continued on next page]

(54) Title: HIGH DENSITY NON-VOLATILE MEMORY DEVICE



(57) Abstract: This invention provides novel high density memory devices (Fig. 3) that are electrically addressable permitting effective reading and writing, that provide a high memory density (102), that provide a high degree of fault tolerance, and that are amenable to efficient chemical synthesis and chip fabrication. The devices are intrinsically latchable, defect tolerant, and support destructive or non-destructive read cycles. In a preferred embodiment, the device comprises a fixed electrode electrically coupled to a storage medium having a multiplicity of different and distinguishable oxidation states wherein data is stored in said oxidation states by the addition or withdrawal of one or more electrons from said storage medium via the electrically coupled electrode.



WO 01/003126 A3

NO 01/003126 A3



NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,  
TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(88) **Date of publication of the international search report:**  
11 October 2001

(84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(48) **Date of publication of this corrected version:**  
1 August 2002

(15) **Information about Correction:**  
see PCT Gazette No. 31/2002 of 1 August 2002, Section II

**Published:**

— with international search report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*